Abstract-A life cycle inventory for comparative assessment of assorted semiconductor device types is assembled using a library of process step-related information. In this paper, we present the structure of this library of energy use, material inputs and emissions data at the process equipment-level and facilities-scale, normalized per wafer. Selected results from a case study of a 130nm node CMOS device are presented and compared with a previous study of a comparable chip. Comparative production impacts of 6-layer and 8-layer CMOS devices are shown.
I. INTRODUCTION
Considerable attention is paid to environmental management in the integrated circuit industry, and Life Cycle Assessment (LCA) is emerging as a management tool in research and process development activities. In order to effectively support semiconductor manufacturing and design decision-making, LCA must keep pace with continuous change of production technologies. Over the past several years, various forms of LCA/LCI studies have in semiconductor manufacturing have been conducted including the development of inventory models at the level of process steps and chip stack [1] , inventory models at the facility scale [2, 5] and overall life cycle energy and fossil fuel use [3, 4] . Each of these analyses provides insight into the resource impacts of a particular functional unit or device type.
In order to perform a comparative LCA of different device types and process flows to inform R&D and manufacturing planning, a comprehensive library of process step-related equipment and facility inputs and outputs is required. [1] In this work, material inputs and emissions data for such a process library are compiled based on equipment-level measurements as well as facilities-level data, normalized per wafer. We present the structure of this library of process steps and illustrate the use of the library in a case study of a CMOS chip.
II. METHODS

A. Overview
The library is a gate-to-gate inventory of all material and energy flows for each step, normalized per wafer, including: chemical inputs and outputs from production equipment, emissions from point-of-use abatement (POUA), facility-level energy requirements for the process tool and abatement equipment (electricity, clean-room air and lighting, process cooling water, ultra pure water and volatile organics oxidation) as well as material inputs to facility abatement systems (acid waste neutralization, fluorine wastewater treatment and volatile organics combustion). Because process steps have wide variation in demands on facility-provided gases and liquids, and because the energy associated with facilities distribution, heating, cooling and treatment form a significant proportion of resources used, it is critical that facility loads are also included in the analysis, normalized and linked to each corresponding process step on a per-wafer basis.
Exhaust of deposition and etch processes which contain perfluorinated gases or other air pollutants should be treated using point-of-use abatement (POUA) equipment.
The operation of POUA results in a post-POUA profile of emissions, as well as a set of facility requirements.
B. Example: CVD USG
The data for a single process step is shown using the example of plasma chemical vapor deposition (CVD) of undoped silicate glass (USG) in Table 1 . Combined process and POUA equipment facility requirements for the given process step are given in Table II . 
C. Data Sources
Chemical measurement and identification at the production chamber outlet and abatement equipment exhaust have been performed using Fourier Transform Infrared Spectroscopy (FT-IR) and Quadrupole Mass Spectrometry (QMS) throughout the past decade at Applied Materials [7] . These emissions measurements form nearly all of the material inputs, chamber emissions and post-POUA emissions data in the library. In cases where emissions reports do not exist, standard recipes from literature [12] are used with the chamber breakdown efficiencies for each chemical from similar recipes. In cases where post-POUA emissions data is not available for a given process step requiring POUA, destruction removal efficiencies for each chemical from similar recipes are used. Process cooling water demands are taken from equipment specifications for standard operation.
Data for a typical abatement system are taken from manufacturer's data for typical operation.
Post-POUA emissions data are taken from abatement tests performed at Applied Materials. For cases in which post-POUA emissions testing data is not available, Destruction and Removal Efficiencies (DREs) are approximated using typical DRE values for specific chemicals by the appropriate POUA system. Process energy demand for plasma and ion generation and electrical heating in the process chamber is particular to the recipe. Idle power, drawn by the mainframe and ancillary equipment including process pumps and idle mode requirements of the RF generator and chamber, is dependent on the mainframe and chamber configuration. Process equipment power measurements for process and idle modes have been taken using standard power measurement protocols [7] for a majority of the steps included in the model from measurements performed within Applied Materials and in academic cooperation with the company [9] . Power for lithography equipment and power and oxygen use for conventional furnace operations are taken from Murphy [1] . Resources consumed in process cooling, lighting and air and water purification at the facility level based on facility capacities and wafer throughput and are applied to each process step per wafer or wafer-second processing time. The facility electrical requirements are calculated from industry literature [10] as well as standard equipment (compressors, pumps, lighting) used at Applied Materials Inc. and are given in Table  III .
III. CASE STUDY: LCI OF A CMOS CHIP
A. Overview
The functional unit of study is a 130nm 6-layer copper CMOS microprocessor produced using 300mm wafers. The die is 11 by 11mm, with a margin of 2mm and a spacer of 0.1mm [11] ; total yield is set to 80%, such that, averaged over many wafers, one processed wafer yields 393 die.
The list of all processes modeled is given in Table IV . The process flow for a 130nm CMOS device is taken from a textbook [7] . Each process step listed is modeled based on emission and power measurements, as illustrated in Table I and II, and using the facility per-wafer requirements summarized in Table III . 
B. Results
Process-level measurement techniques allow a picture of the exact chemicals and compounds emitted at the process output and post-POU stage. The full profile of post-POUA emissions on a per-wafer basis is given in Figure 1 and Table 1 . In Figure 1 , the percentage split of only the top nine gaseous emissions are shown.
The overwhelmingly large mass fractions of utility nitrogen and water omitted for clarity. Table  1 lists all material emissions including nitrogen and waste water.
Because the library is focused on process dependent flows, rather than facility level emissions, differences due to the fabrication process sequence may be represented for comparison.
We proceed with a comparison of this 6-layer device and an 8-layer device of otherwise the same specifications (130nm node copper CMOS, 300mm wafer). All emissions are at the post-POUA, and will be further abated in the facility house scrubber and acid waste neutralization systems. It should be noted that POUA outputs are not representative of actual emissions to air. 
IV. DISCUSSION
A. Discussion of Results
The LCI library is composed of individual generic process steps, an approach which has been advanced in previous literature [6] [1] [13] , and these steps are grouped into modules for (i) Silicon on Insulator (SOI), (ii) Shallow Trench Isolation (STI), (iii) gate, (iv) interconnect, (v) passivation and (vi) bonding pad. Beneficial qualities of a structure of individual process steps grouped into modules include:
• Tractable: The model can be updated and changed as individual process steps or POU abatement technologies change
• Parametric: The design can be changed to represent different device types, e.g. with different layer counts
• Secure: The model protects sensitive or proprietary information while communicating data pertinent to environmental impact analysis
The current results are compared with a previous study of a 130nm technology 6-layer copper CMOS chip, produced on a 200mm wafer. [2] Differences in the results for energy use in these two studies are attributable to discrepancy in the boundaries drawn around the systems and methods of data collection, as well as possibly the abatement technologies used in the facilities under study. Because there is little information given about data collection methods for energy figures in the previous study, comparison is difficult. It is clear that types of electricity consumption that are included in the fab-wide inventory are not included in the current account. Additional forms of electricity consumption in and around the fab, for which data was not available in the current study, include: wafer handling, chemical purification, house scrubber, AWN and fluorine and ammonia waste systems, UPW heating (for some process steps), office HVAC as well as lighting in the sub-fab and office space.
Material emissions are not comparable between the current and previous LCI, because the current study reports post-POUA emissions while the previous reports facility-level emissions, presumably from the facility abatement systems.
Process dependent information is the focus of the model, and the library is thereby most effectively used for comparison between production sequences, rather than for solitary inventory assessment.
B. Conclusions
In this study we associate material and energy data at the equipment and facility level with individual process steps. By collecting and organizing the data in this manner, different process flows and thereby a range of devices may be analyzed. The equipment-centric, module-based model structure is tractable, parametric and secure and is useful for comparative assessment of the environmental implications of semiconductor fabrication.
The library presented is primarily useful for comparative life cycle inventory assessment of process sequences. Given the boundaries drawn, the inventory gives a detailed view of chemical emissions but under-reports electricity use per wafer. Additional consumption should be included in the model to allow a more thorough view of electricity use in the fab and more representative result for actual total energy demands for production.
Finally, it is important that the origin of life cycle inventory data be transparent. Comparison with an existing life cycle inventory of a comparable device is hindered by the limited information concerning data acquisition from the facility under study. It is reasonable to posit that a good deal of information relevant to life cycle analysis, such as methods of data collection, can be shared while not violating intellectual property security.
C. Future Work
The inventory presented in this work represents only the energy and material flows for device processing. Significant environmental impacts upstream of the facility, particularly energy required for chemical production and purification as well as facility infrastructure will be included in a forthcoming cradle-to-gate inventory. Also, for the purpose of life cycle assessment of a device, the chemical emissions from facility abatement must be measured or estimated using previously measured DRE to show the actual emissions to air. Environmental impact assessment of these impacts, as well as the use phase and end-of-life issues, would complete the LCA of the product.
The library constructed for this study is intended for future use in comparative life cycle analysis of new and existing process technologies. Possible prospects for future study include strained silicon, 3-D gate structures or other novel production technologies. Figure 1 shows the largest nine components in the emissions inventory excluding water or nitrogen. For all emission components by mass refer to Table VII. 
